Papers Presented at GLSVLSI 2016

Created on May 21, 2016

2016   ·   news

Kyle Juretus presented “Reduced Overhead Gate Level Logic Encryption” and Prof. Ioannis Savidis presented “Load Balanced On-Chip Power Delivery for Average Current Demand” at the 2016 Great Lakes Symposium on Very Large Scale Integration (GLSVLSI).



Enjoy Reading This Article?

Here are some more articles you might like to read next:

  • ICCD 2025 Tutorial on Machine Learning for Automated Physical Design
  • ISCAS 2025 Tutorial on ML-AI Techniques for Analog EDA
  • Vaibhav Venugopal Rao Completes Ph.D. on Analog Circuit Security
  • TVLSI Paper on Hidden Costs of Analog Deobfuscation Attacks
  • Two Papers Presented at ISCAS 2019