Paper presented at the IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)

Created on October 09, 2014

2014   ·   news

The paper titled “Power Supply Voltage Detection and Clamping Circuit for 3-D Integrated Circuits” was presented at the IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), held in Milbrae, California from October 06-09, 2014.



Enjoy Reading This Article?

Here are some more articles you might like to read next:

  • ICCD 2025 Tutorial on Machine Learning for Automated Physical Design
  • ISCAS 2025 Tutorial on ML-AI Techniques for Analog EDA
  • Vaibhav Venugopal Rao Completes Ph.D. on Analog Circuit Security
  • TVLSI Paper on Hidden Costs of Analog Deobfuscation Attacks
  • Two Papers Presented at ISCAS 2019