

Reducing Logic Locking Key Leakage Through the Scan Chain

Kyle Juretus
Drexel University
Philadelphia, Pennsylvania 19104
Email: kjj39@drexel.edu

Ioannis Savidis
Drexel University
Philadelphia, Pennsylvania 19104
Email: isavidis@coe.drexel.edu

Abstract—A novel technique to secure the scan chain of an integrated circuit (IC) is proposed. The technique creates a logical partition between the functional and test modes of a circuit, where the correct logic locking key is only provided in functional mode. The proposed technique allows for the security of the logic cone through logic locking and secures the outputs of the circuit from the scan chain without modifications to the structure of the scan chain. Since the oracle responses in test mode do not correspond to the functional key, satisfiability (SAT) attacks are not able to leverage the responses from the scan chain. In addition, a charge accumulation circuit is developed to prevent and detect any attempt to enter the partitioned test mode while the correct circuit responses are still stored within the registers. The charge accumulation circuit results in a 9.2% increase in area as compared to a minimum sized 180 nm 2-input NAND gate. Implementing the technique on the ISCAS'89 s15850 benchmark circuit results in a 2.87% increase in the total area.

Index Terms—secure scan chain, logic obfuscation, logic locking, SAT attack, hardware security

I. INTRODUCTION

Malicious modifications to integrated circuits (ICs) represent a serious threat to the security of the entire computing stack, with backdoors [1] and a variety of counterfeit components [2], [3] having already been discovered within military ICs. The security threats at the hardware level are expected to increase as the IC design and manufacturing flow transitions to a horizontal model, where fabrication, testing, and intellectual property (IP) are procured from third-parties [3]. Untrusted third-parties throughout the IC design and manufacturing flow possess the ability to steal IP, counterfeit and overproduce ICs, and insert harmful circuit modifications (hardware Trojans).

One of the primary areas of research to protect hardware against untrusted third-parties within the IC design and fabrication flow is the use of obfuscation. Obfuscation limits the amount of topological information on the circuit an adversary is able to recover, with split manufacturing [4], IC camouflaging [5]–[7], and logic encryption/locking [8]–[11] all considered forms of obfuscation. Satisfiability (SAT) based attacks [12] have resulted in increased concern over the ability of obfuscation techniques to adequately secure against reverse engineering. SAT based attacks utilize a miter circuit of the obfuscated netlist to generate input patterns that are then applied to an activated IC, which efficiently constrains the key space. Many techniques have been developed to limit the efficiency of the SAT attack [13]–[17]. However,

the techniques become increasingly ineffective if an IC is partitioned into smaller circuit blocks through the availability of the scan-chain, which allows for the execution of a targeted SAT attack on each of the smaller circuit partitions. Even techniques that provide increased resilience against the SAT attack are left vulnerable through the scan chain as the circuit partitions are potentially small enough in scale to permit brute force attacks. Securing the scan chain is, therefore, a critical requirement to secure the IC.

A variety of scan chain security techniques have been proposed [18]–[24]. Techniques described in both [20] and [24] insert a key dependency into the scan chain to prevent unauthorized utilization. The technique detailed in [20] places a MUX after certain registers within the circuit, with the select line used as the key. The methodology described in [24] inserts XOR gates into the scan chain with the key implemented using a linear-feedback shift register (LFSR). The proposed techniques focus solely on securing the contents of the scan chain, which leaves the combinational logic between registers vulnerable to IP theft through reverse engineering.

Securing the combinational logic cone requires the addition of obfuscation circuitry, which increases the overhead in the area and power of the IC. In addition, a scan chain based SAT attack (ScanSAT) has been introduced that exposes the scan chain key [25].

The proposed technique secures against SAT and ScanSAT by partitioning the IC into test and functional modes, which allows for a separate key when in test mode. The logic cone is already secured by logic locking and the security of the scan chain is due to mode partitioning. In addition, a charge accumulation circuit is developed to sense any attempt to bypass the transition into test mode.

The paper is organized as follows. Background on scan chain operation and the associated security vulnerability of utilizing a scan chain is presented in Section II. The methodology to secure the scan chain is presented in Section III. Evaluation of the technique, including an analysis of the circuit overhead, is provided in Section IV. Some concluding remarks are provided in Section V.

II. BACKGROUND

ICs typically contain an internal state that is updated via a clock signal, forming a synchronous dependency within




Fig. 3: Charge accumulation circuit where the MOS based capacitor is charged when CLK=0 and discharged through the NMOS resistive switch N2 when CLK=1. A skewed inverter is used to rectify the signal to logic 0 or logic 1.

The charge accumulation circuit also allows for the detection of tampering when the scan signal is high but the test signal is low, which prevents an attacker from deleting the key.

The charge accumulation circuit stores charge on the capacitor when the clock signal (CLK) is logic 0 and then discharges the capacitor when CLK is logic 1. The rate of discharge of the capacitor when the CLK signal is high is determined by the voltage applied to the gate of transistor N2 shown in Fig. 3. A clock frequency that is faster than the discharge rate of the capacitor maintains a logic 1 at node X, which results in a logic 0 at the output of the skewed inverter. The inverter contains a stronger PMOS to pull up the circuit to VDD at a lower input voltage.

The functional frequency of the circuit was set to 1 GHz and the test mode frequency to 100 MHz. The output of the circuit for input frequencies of 1 GHz and 100 MHz is shown in Fig. 4. When a voltage of 363 mV is applied to the pull down transistor (CNTRL in Fig. 3), the 1 GHz clock frequency (CLK) does not permit node X to discharge, resulting in a constant logic 0 at the output of the skewed inverter. However, when a 100 MHz frequency is applied, the charge on the capacitor is depleted over time, which results in a logic 1 at the output.

The key for the charge accumulation circuit, therefore, becomes the applied CNTRL voltage to the circuit. For the simulated circuit, a voltage of 363 mV applied to the CNTRL node generates a logic 0 when the functional frequency is applied, while a constant logic 1 is generated at OUT when




Fig. 4: Simulation of the capacitor accumulation circuit shown in Fig. 3 with a control voltage (CNTRL) of a) 363 mV and b) 1.8 V applied to the pull down network (transistor N2). The gray solid line represents the circuit response when a functional clock frequency of 1 GHz is applied. The black dashed line represents the 100 MHz frequency used when the circuit is in scan mode.

TABLE I: Area overhead of the charge accumulation circuit shown in Fig. 3 as compared to minimum sized 2-input standard cells in a 180nm technology. A negative overhead implies a smaller area than the standard cell.

NAND	AND	NOR	OR	XNOR	XOR
9.2%	-17.4%	9.2%	-17.4%	-26.4%	-26.4%

applying 1.8 V (logic high) to CNTRL. For the circuit shown in Fig. 3, the selection between the 363 mV and 1.8 V inputs to the MUX requires the implementation of a digital key bit for each instance of the charge accumulation circuit.

A. Circuit Analysis

SPICE simulation indicates that the charge accumulation circuit functions correctly for CNTRL voltages of 339 mV to 407 mV, representing a swing of 18.7% of the nominal CNTRL voltage of 363 mV. The range of CNTRL voltages represents 3.8% of the 1.8 V supply voltage when a 0 V ground is assumed. For a CNTRL voltage greater than 407 mV, a 10% reduction in the voltage of the output node of the circuit is observed as compared to the 1.8 V power supply. The charge accumulation circuit was implemented with minimally sized transistors except for the skewed inverter, which results in a small penalty in area as compared to the standard cells. The percentage difference in area as compared to minimally sized 2-input standard cells from a 180 nm process is listed in Table I. The proposed charge accumulation circuit requires an additional area of 9.2% as compared to a minimally sized 2-input NAND gate, which implies a negligible impact to the total area of the original logic cone.

IV. EVALUATION

The ISCAS'89 benchmark circuits are implemented for the analysis of the proposed scan chain technique described in Section III. The schematic of s27 is shown in Fig. 5a. The s27 circuit was modified by inserting a MUX based scan chain structure, with register R1 connected to the scan-in port and register R3 connected to the scan-out port. The circuit is evaluated for inputs of $G0 = 1$, $G1 = 0$, $G2 = 1$, and $G3 = 0$, with results shown in Fig. 5b. The circuit is first switched into scan mode and a scan-in sequence of all logic 0s is applied at a clock frequency of 100 MHz. Scan mode is then disabled, switching to a frequency of 1 GHz to capture the functional response of the circuit. The response from the combinational logic of the circuit is outputted through the scan-out (SO) port by setting the circuit to scan mode again, which shifts out the internal state of $R3 = 0$, $R2 = 0$, and $R1 = 1$ and the primary output of $G17 = 1$.

The s27 benchmark circuit is then modified to include the test and functional mode partitions as well as the charge accumulation circuit described in Section III. The red X shown in Fig. 5a represents the location of the inserted charge accumulation circuit. The circuit is re-evaluated for the same input pattern of $G0 = 1$, $G1 = 0$, $G2 = 1$, and $G3 = 0$ with a scan-in pattern of all logic 0s when the circuit is in test mode. The simulation results are provided in Fig. 5c. The stored value in register R1 is now a logic 0 due to the addition of the charge accumulation circuit, which results in a scan-out response of




Fig. 5: Implementation of the scan chain technique on the ISCAS'89 s27 benchmark circuit where (a) depicts a schematic of s27 with the red X representing the location where the charge accumulation circuit is inserted (includes an XOR), (b) scan operation of s27 for an input sequence of $G0 = 1$, $G1 = 0$, $G2 = 1$, and $G3 = 0$ and scan-in (SI) pattern of all logic 0s, and (c) scan operation of s27 that includes an XOR and the charge accumulation circuit for an input sequence of $G0 = 1$, $G1 = 0$, $G2 = 1$, and $G3 = 0$ and SI pattern of all logic 0s.

all logic 0s from the circuit. An adversary is unable to recover accurate responses from the active IC while in scan mode, limiting the analysis of the input/output pairs used to verify and constrain the generated DIPs from the miter circuit used to execute the SAT attack.

The area and power overheads for a subset of the ISCAS'89 benchmark circuits are listed in Table II. A charge accumulation circuit was inserted for each group of strongly connected registers, which implies the state transition logic of the registers includes common logical gates. Most of the benchmark circuits result in an approximately 5% increase in area, with s27 and s35932 resulting in the largest increase. The overhead in area for s27 is large as the circuit is small, which implies that a greater percentage of the total area is needed to implement the charge accumulation circuit. The increase in the area of s35932 is due to the implementation of the charge accumulation blocks on 128 register groups within the circuit. Reducing the number of inserted charge accumulation circuits while still providing a high degree of incorrect input-output responses when in scan mode results in a lower overhead in the total area of the secured s35932 benchmark circuit.

The estimated overhead in area of the proposed charge accumulation circuit was compared to the techniques described in [20] and [24]. The area to implement the technique described in [24] was estimated for a maximum length in the input scan chain of 10 registers and an XOR insertion rate of 30% of all registers within each chain. Note that the overhead of implementing the linear-feedback shift register (LFSR) is not included in the analysis. The area for the technique described in [20] was estimated by assuming that 30% of all registers include an obfuscation element. The technique described in [24] results in a high overhead in area for smaller sized circuits, with the overhead decreasing as the size of the circuit increases. The overhead in area across all three techniques is similar for circuits of larger size. However, only the proposed charge accumulation technique offers protection against reverse engineering of the combinational logic of the circuit. In addition, the proposed technique is the only one of the three that is not susceptible to the ScanSAT attack [25] as the functional mode and test mode keys differ.

The average power consumption of the charge accumulation technique was analyzed, which is also listed in Table II. The switching activity of the charge accumulation circuit is set

TABLE II: Area overhead for a subset of ISCAS89 benchmark circuits when implementing the proposed charge accumulation (CA) technique, [24], and [20]. The overhead in power for the CA technique is also listed.

Benchmark	Area			Power	Num. CA Circuits	Num. of Flip-Flops	Num. of Gates
	CA	[24]	[20]				
s27	11.34%	62.05%	5.445%	32.01%	1	3	8
s208	5.31%	47.92%	4.15%	17.80%	1	8	61
s382	4.38%	23.85%	4.91%	18.95%	2	21	99
s838	3.45%	15.49%	4.05%	6.28%	1	32	241
s9234	5.49%	9.97%	6.95%	11.64%	9	211	2027
s15850	2.87%	5.71%	4.89%	5.50%	33	534	3448
s35932	7.59%	5.52%	5.20%	43.49%	128	1728	12204

to 50%, which represents high circuit activity and, therefore, accounts for the significant increase in the total power consumption. The functional frequency of all implemented circuits was 1 GHz. Slightly relaxing the constraint on the frequency provides a means to reduce the power consumption by allowing the synthesis tool to utilize gates with lower drive strength.

V. CONCLUSIONS

A novel methodology to secure the scan chain while also providing added obfuscation of the logic cone is presented in this paper. The technique creates a partition between the functional and test mode operation of the circuit, which prevents scan chain responses from leaking information regarding the functional key. The separation of the functional and test modes requires no modifications to the structure of the scan chain and does not reduce design testability. In addition, a charge accumulation circuit is proposed to detect the decrease in frequency when transitioning into scan mode. The charge accumulation circuit reduces the susceptibility to an adversary subverting the test mode partition. The proposed partitioned modes and charge accumulation circuit provide a low cost approach to secure the scan chain and add obfuscation to the logic cone. The overhead in area of the charge accumulation circuit is 9.2% as compared to a minimum sized 2-input NAND gate in a 180 nm technology. The proposed technique results in a 2.87% overhead in area when implemented to secure the ISCAS'89 s15850 benchmark circuit.

ACKNOWLEDGMENTS

This research is supported in part by the Drexel Ventures Innovation Fund, the Air Force Research Laboratory under Contract LXS016218, and the National Science Foundation under Grant CNS-1751032.

REFERENCES

- [1] S. Skorobogatov and C. Woods, "Breakthrough Silicon Scanning Discovers Backdoor in Military Chip," *Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems*, pp. 23–40, September 2012.
- [2] U.S Department of Commerce, "Defense Industrial Base Assessment: Counterfeit Electronics," 2010.
- [3] 112th Congress, "Inquiry into Counterfeit Electronic Parts in the Department of Defense Supply Chain," May 2012.
- [4] R.W. Jarvis and M.G. McIntyre, "Split Manufacturing Method for Advanced Semiconductor Circuits," U.S Patent 7195931, May 2004.
- [5] J. Baukus, L. Chow, R. Cocchi, P. Ouyang, and B. Wang, "Camouflaging a Standard Cell Based Integrated Circuit," U.S Patent 8151235, April 2012.
- [6] J. Baukus, L. Chow, R. Cocchi, P. Ouyang, and B. Wang, "Building Block for Secure CMOS Logic Cell Library," U.S Patent 8111089, February 2012.
- [7] J. Baukus, L. Chow, J. Clark, and G. Harbison, "Conductive Channel Pseudo Block Process and Circuit to Inhibit Reverse Engineering," U.S Patent 8258583, February 2011.
- [8] J. A. Roy, F. Koushanfar, and I. L. Markov, "Ending Piracy of Integrated Circuits," *Computer*, Vol. 43, No. 10, pp. 30–38, October 2010.
- [9] J. Rajendran, H. Zhang, C. Zhang, G. Rose, Y. Pino, O. Sinanoglu, and R. Karri, "Fault Analysis-Based Logic Encryption," *IEEE Transactions on Computers*, Vol. 64, No. 2, pp. 410–424, February 2015.
- [10] K. Juretus and I. Savidis, "Reduced Overhead Gate Level Logic Encryption," *Proceedings of the IEEE/ACM Great Lakes Symposium on VLSI*, pp. 15–20, May 2016.
- [11] K. Juretus and I. Savidis, "Reducing Logic Encryption Overhead Through Gate Level Key Insertion," *Proceedings of the IEEE International Conference on Circuits and Systems*, pp. 1714–1717, May 2016.
- [12] P. Subramanyan, S. Ray, and S. Malik, "Evaluating the Security of Logic Encryption Algorithms," *Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust*, pp. 137–143, May 2015.
- [13] Y. Xie and A. Srivastava, "Mitigating SAT Attack on Logic Locking," *Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems*, pp. 127–146, June 2016.
- [14] M. Yasin, B. Mazumdar, J. Rajendran, and O. Sinanoglu, "SARLock: SAT Attack Resistant Logic Locking," *Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust*, pp. 236–241, May 2016.
- [15] M. Yasin, A. Sengupta, M. T. Nabeel, M. Ashraf, J. Rajendran, and O. Sinanoglu, "Provably-Secure Logic Locking: From Theory To Practice," *Proceedings of the ACM SIGSAC Conference on Computer and Communications Security*, pp. 1601–1618, November 2017.
- [16] K. Juretus and I. Savidis, "Time Domain Sequential Locking for Increased Security," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 1–5, May 2018.
- [17] Meng Li, K. Shamsi, T. Meade, Zheng Zhao, Bei Yu, Yier Jin, and D. Z. Pan, "Provably Secure Camouflaging Strategy for IC Protection," *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, pp. 1–8, November 2016.
- [18] G. Sengar, D. Mukhopadhyay, and D. R. Chowdhury, "Secured Flipped Scan-Chain Model for Crypto-Architecture," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 26, No. 11, pp. 2080–2084, November 2007.
- [19] Y. Atobe, Y. Shi, M. Yanagisawa, and N. Togawa, "Dynamically Changeable Secure Scan Architecture Against Scan-based Side Channel Attack," *Proceedings of the IEEE International SoC Design Conference*, pp. 155–158, November 2012.
- [20] R. Karmakar, S. Chattopadhyay, and R. Kapur, "Encrypt Flip-Flop: A Novel Logic Encryption Technique For Sequential Circuits," *The Computing Research Repository*, Vol. abs/1801.04961, 2018.
- [21] J. Lee, M. Tebraniipoor, and J. Plusquellic, "A Low-cost Solution for Protecting IPs Against Scan-based Side-channel Attacks," *Proceedings of the IEEE VLSI Test Symposium*, pp. 1–6, April 2006.
- [22] M. A. Razzaq, V. Singh, and A. Singh, "SSTKR: Secure and Testable Scan Design Through Test Key Randomization," *Proceedings of the IEEE Asian Test Symposium*, pp. 60–65, November 2011.
- [23] S. Paul, R. S. Chakraborty, and S. Bhunia, "VIm-Scan: A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips," *Proceedings of the IEEE VLSI Test Symposium*, pp. 455–460, May 2007.
- [24] X. Wang, D. Zhang, M. He, D. Su, and M. Tehranipoor, "Secure Scan and Test Using Obfuscation Throughout Supply Chain," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 37, No. 9, pp. 1867–1880, September 2018.
- [25] Lilas Alrahis, Muhammad Yasin, Hani Saleh, Baker Mohammad, Mahmoud Al-Qutayri, and Ozgur Sinanoglu, "ScanSAT: Unlocking Obfuscated Scan Chains," *Proceedings of the Asia and South Pacific Design Automation Conference*, pp. 352–357, January 2019.
- [26] M. J. Y. Williams and J. B. Angell, "Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic," *IEEE Transactions on Computers*, Vol. C-22, No. 1, pp. 46–60, January 1973.
- [27] Y. Zorian, "A Distributed BIST Control Scheme for Complex VLSI Devices," *Proceedings of the IEEE VLSI Test Symposium*, pp. 4–9, April 1993.
- [28] M. E. Massad, S. Garg, and M. Tripunitara, "Reverse Engineering Camouflaged Sequential Circuits Without Scan Access," *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, pp. 33–40, November 2017.